

Application Serial No. 09/986,241

In the Claims

- 1.(originally presented) A method of block puncturing for turbo code based incremental redundancy, the method comprising the steps of:
 - coding an input data stream into systematic bits and parity bits;
 - loading the systematic bits and parity bits into respective systematic and parity block interleavers in a column-wise manner;
 - selecting a predefined redundancy; and
 - outputting bits from the block interleavers in a row-wise manner in accordance with the selected predefined redundancy.
2. (originally presented) The method of claim 1, wherein the outputting step includes mapping the bits from the systematic and parity block interleavers into a symbol mapping array wherein the systematic bits are mapped into the upper rows of the array and the parity bits are mapped into the lower rows of the array.
3. (originally presented) The method of claim 2, wherein in the mapping step the upper rows of the array have a higher priority than the lower rows of the array, such that the systematic bits in a symbol has a higher priority than the parity bits in a symbol.
4. (originally presented) The method of claim 1, wherein the outputting step includes outputting only those bits from the block interleavers that are unpunctured.
- 5.(currently amended) The method of claim 1, further comprising the step of selecting a coding rate dependant upon available symbol memory as defined by the equation

$$N_{p_{max_row}} = \min \left(\left\lfloor \frac{N_{SML}}{2 \times N_{CB} \times N_{col} \times N_{ARQ_proc}} - \frac{N_{row}}{2 \times N_{CB}} - \frac{N_{tail}}{2 \times N_{col} \times N_{CB}} \right\rfloor, N_{row} \right)$$

where $N_{p_{max_row}}$ the maximum number of rows in the parity block interleaver that can be transmitted, N_{SML} is the total number of Soft Metric Locations provisioned at the user equipment, N_{CB} is the number of code blocks, N_{col} is the number of columns in the parity block interleaver, N_{row} is the number of rows in the parity block interleaver, N_{tail} is the number of tail bits per code block, N_{ARQ_proc} is the number of ARQ processes currently defined in the a user equipment, and given that the size of the systematic block interleaver is substantially fixed.

Application Serial No. 09/986,241

6.(currently amended) The method of claim 1, wherein the choosing-step of selecting includes implementing a redundancy version for selecting coded bits from the block interleavers, the redundancy version includes substeps of:

setting of one or more starting rows $\alpha_{i,j}$ for each redundancy version j , where

$i \in \{S, P\}$ and $\alpha_{i,j} \in \{1, \dots, N_{i,\max_row}\}$; and

reading the coded bits from the selected starting rows in a pre-defined order and ratio, wherein if the end of the N_{i,\max_row} th interleaver is reached, reading shall continue from the first row of a predefined interleaver which includes one of the systematic and parity block interleavers.

7.(currently amended) The method of claim 1, wherein the choosing-step of selecting includes implementing a redundancy version for selecting coded bits from one of the group of:

setting the starting rows as the respective top rows of both the systematic and parity interleavers, and reading the coded bits of the systematic interleaver from its respective starting row to completion before the remaining coded bits are read from the parity interleaver starting at its respective starting row;

setting the starting row as $N_{p,\max_row}/4$ of the parity interleaver, and reading the coded bits from the parity interleaver starting at its starting row;

setting the starting row as $N_{p,\max_row}/2$ for the parity interleaver, and reading the coded bits from the parity interleaver starting at its starting row;

setting the starting row as $3 \times N_{p,\max_row}/4$ for the parity interleaver, and reading the coded bits from the parity interleaver starting at its starting row;

setting the starting rows as the top row of the parity interleaver and $N_{S,\max_row}/2$ for the systematic interleaver, and reading the coded bits equally from the systematic and parity interleaver starting at its their respective starting rows;

setting the starting rows as $N_{p,\max_row}/4$ for the parity interleaver and $3 \times N_{S,\max_row}/4$ for the systematic interleaver, and reading the coded bits equally from the systematic and parity interleaver starting at their respective starting rows;

setting the starting rows as the top row of the systematic interleaver and $N_{p,\max_row}/2$ for the parity interleaver, and reading the coded bits equally from the systematic and parity interleaver starting at their respective starting rows; and

Application Serial No. 09/986,241

setting the starting rows as $3 \times N_{p,\max_row}/4$ for the parity interleaver and $N_{S,\max_row}/4$ for the systematic interleaver, and reading the coded bits equally from the systematic and parity interleaver starting at their respective starting rows.

8. (originally presented) A method of block puncturing for turbo code based incremental redundancy, the method comprising the steps of:

turbo coding an input data stream into systematic bits and parity bits;
 loading the systematic bits and parity bits into respective systematic and parity block interleavers in a column-wise manner;
 selecting a predetermined redundancy; and
 mapping the bits from the systematic and parity block interleavers into a symbol mapping array in a row-wise manner in accordance with the selected redundancy, wherein the systematic bits are mapped into the upper rows of the array and the parity bits are mapped into the lower rows of the array.

9. (originally presented) The method of claim 8, wherein in the mapping step the upper rows of the array have a higher priority than the lower rows of the array, such that the systematic bits in a symbol has a higher priority than the parity bits in a symbol.

10. (originally presented) The method of claim 8, wherein the outputting step includes outputting only those bits from the block interleavers that are unpunctured.

11. (currently amended) The method of claim 8, further comprising the step of selecting a coding rate dependant upon available symbol memory as defined by the equation

$$N_{p,\max_row} = \min \left(\left\lfloor \frac{N_{SML}}{2 \times N_{CB} \times N_{col} \times N_{ARQ_proc}} - \frac{N_{row}}{2 \times N_{CB}} - \frac{N_{tail}}{2 \times N_{col} \times N_{CB}} \right\rfloor, N_{row} \right)$$

where N_{p,\max_row} the maximum number of rows in the parity block interleaver that can be transmitted, N_{SML} is the total number of Soft Metric Locations provisioned at the user equipment, N_{CB} is the number of code blocks, N_{col} is the number of columns in the parity block interleaver, N_{row} is the number of rows in the parity block interleaver, N_{tail} is the number of tail bits per code block, N_{ARQ_proc} is the number of ARQ processes currently defined in the user equipment, and given that the size of the systematic block interleaver is substantially fixed.

Application Serial No. 09/986,241

12.(currently amended) The method of claim 8, wherein the choosing-step of selecting includes implementing a redundancy version for selecting coded bits from the block interleavers the redundancy version includes substeps of:

setting of one or more starting rows $\alpha_{i,j}$ for each redundancy version j , where

$i \in \{S, P\}$ and $\alpha_{i,j} \in \{1, \dots, N_{i,\max_row}\}$; and

reading the coded bits from the selected starting rows in a pre-defined order and ratio, wherein if the end of the N_{i,\max_row} th interleaver is reached, reading shall continue from the first row of a predefined interleaver which includes one of the systematic and parity block interleavers.

13.(currently amende) The method of claim 8, wherein the choosing-step of selecting includes implementing a redundancy version for selecting coded bits from the systematic and parity interleavers from one of the group of:

setting the starting rows as the respective top rows of both the systematic and parity interleavers, and reading the coded bits of the systematic interleaver from its respective starting row to completion before the remaining coded bits are read from the parity interleaver starting at its respective starting row;

setting the starting row as $N_{p,\max_row}/4$ of the parity interleaver, and reading the coded bits from the parity interleaver starting at its starting row;

setting the starting row as $N_{p,\max_row}/2$ for the parity interleaver, and reading the coded bits from the parity interleaver starting at its starting row;

setting the starting row as $3 \times N_{p,\max_row}/4$ for the parity interleaver, and reading the coded bits from the parity interleaver starting at its starting row;

setting the starting rows as the top row of the parity interleaver and $N_{s,\max_row}/2$ for the systematic interleaver, and reading the coded bits equally from the systematic and parity interleaver starting at its their respective starting rows;

setting the starting rows as $N_{p,\max_row}/4$ for the parity interleaver and $3 \times N_{s,\max_row}/4$ for the systematic interleaver, and reading the coded bits equally from the systematic and parity interleaver starting at their respective starting rows;

setting the starting rows as the top row of the systematic interleaver and $N_{p,\max_row}/2$ for the parity interleaver, and reading the coded bits equally from the systematic and parity interleaver starting at their respective starting rows; and

Application Serial No. 09/986,241

setting the starting rows as $3 \times N_{p,max_row}/4$ for the parity interleaver and $N_{s,max_row}/4$ for the systematic interleaver, and reading the coded bits equally from the systematic and parity interleaver starting at their respective starting rows.

14. (originally presented) A turbo coder with block puncturing for incremental redundancy, comprising:

a channel coder operable to code an input data stream into systematic bits and parity bits;

a first interleaver coupled to the channel coder, the first interleaver operable to load the systematic bits and parity bits into respective systematic and parity block interleavers in a column-wise manner;

a redundancy version selector coupled to the first interleaver, the redundancy version selector operable to select a predefined redundancy;

a bit priority mapper coupled to the redundancy version selector, the bit priority mapper operable to map bits from the block interleavers in a row-wise manner in accordance with the selected predefined redundancy.

15. (originally presented) The coder of claim 14, wherein bit priority mapper maps the bits from the systematic and parity block interleavers into a symbol mapping array wherein the systematic bits are mapped into the upper rows of the array and the parity bits are mapped into the lower rows of the array.

16. (originally presented) The coder of claim 14, wherein the upper rows of the symbol mapping array have a higher priority than the lower rows of the array, such that the systematic bits in a symbol has a higher priority than the parity bits in a symbol.

17. (currently amended) The coder of claim 142, wherein the first interleaver outputs only those bits from the block interleavers that are unpunctured.

18. (currently amended) The coder of claim 14, further comprising a symbol memory, and wherein the redundancy version selector also selects a. coding rate dependant upon available symbol memory as defined by the equation

$$N_{p,max_row} = \min \left(\left\lfloor \frac{N_{SML}}{2 \times N_{CB} \times N_{col} \times N_{ARQ_proc}} - \frac{N_{row}}{2 \times N_{CB}} - \frac{N_{tail}}{2 \times N_{col} \times N_{CB}} \right\rfloor, N_{row} \right)$$

where N_{p,max_row} the maximum number of rows in the parity block interleaver that can be transmitted, N_{SML} is the total number of Soft Metric Locations provisioned at the user equipment, N_{CB} is the number of code blocks, N_{col} is the number of columns in the

Application Serial No. 09/986,241

parity block interleaver, N_{row} is the number of rows in the parity block interleaver, N_{tail} is the number of tail bits per code block, N_{ARQ_proc} is the number of ARQ processes currently defined in the a user equipment, and given that the size of the systematic block interleaver is substantially fixed.

19. (originally presented) The coder of claim 14, wherein the predefined redundancy comprises a redundancy version for the coded bits of the block interleavers wherein the redundancy version sets one or more starting rows $\alpha_{i,j}$ for each redundancy version j , where $i \in \{S, P\}$ and $\alpha_{i,j} \in \{1, \dots, N_{i,max_row}\}$ and reads the coded bits from the selected starting rows in a pre-defined order and ratio, wherein if the end of the N_{i,max_row} th interleaver is reached, reading shall continue from the first row of a predefined interleaver which includes one of the systematic and parity block interleavers.

20. (originally presented) The coder of claim 14, wherein the predefined redundancy comprises a redundancy version for the coded bits of the systematic and parity interleavers selected from one of the group of:

set the starting rows as the respective top rows of both the systematic and parity interleavers, wherein the coded bits of the systematic interleaver are read from its respective starting row to completion before the remaining coded bits are read from the parity interleaver starting at its respective starting row;

set the starting row as $N_{p,max_row}/4$ of the parity interleaver, wherein the coded bits are read from the parity interleaver starting at its starting row;

set the starting row as $N_{p,max_row}/2$ for the parity interleaver, wherein the coded bits are read from the parity interleaver starting at its starting row;

set the starting row as $3 \times N_{p,max_row}/4$ for the parity interleaver, wherein the coded bits are read from the parity interleaver starting at its starting row;

set the starting rows as the top row of the parity interleaver and $N_{S,max_row}/2$ for the systematic interleaver, wherein the coded bits are read equally from the systematic and parity interleaver starting at its their respective starting rows;

set the starting rows as $N_{p,max_row}/4$ for the parity interleaver and $3 \times N_{S,max_row}/4$ for the systematic interleaver, wherein the coded bits are read equally from the systematic and parity interleaver starting at their respective starting rows;

Application Serial No. 09/986,241

set the starting rows as the top row of the systematic interleaver and $N_{p,max_row}/2$ for the parity interleaver, wherein the coded bits are read equally from the systematic and parity interleaver starting at their respective starting rows; and

set the starting rows as $3 \times N_{p,max_row}/4$ for the parity interleaver and $N_{S,max_row}/4$ for the systematic interleaver, wherein the coded bits are read equally from the systematic and parity interleaver starting at their respective starting rows.